Typical NPN transistor configurations
I’ve been learning more about different NPN transistor configurations and created the following diagrams for my own reference. The first shows where signal enter and exit the different configurations, but includes no current limiting. As such I’ve labeled the input and output signals I, for current. The second shows how current limiting might typically be introduced.
RSS